News
ROCKVILLE, Md. — August 11, 2025 — Ceva, Inc. (NASDAQ: CEVA), the leading licensor of silicon and software IP that enables Smart Edge devices to connect, sense and infer data more reliably and ...
Dnotitia demonstrated the Mnemos Workstation during the event. The device featured the full capabilities of Seahorse Cloud, Dnotitia’s vector database platform that launched in beta this past April.
Tencent Cloud has rolled out an updated version of its AIoT product line, version 2.0, aimed at making smart devices easier to build and use. The upgrade includes its voice intelligence system, ...
A real-world global advertising company worked with Eseye to analyse its spending. They were on track to spend over £20 million on their digital signs over five years. By consolidating their hardware ...
As modern space missions evolve in complexity, the role of software onboard spacecraft is undergoing a dramatic transformation. Spacecraft are no longer limited to basic telemetry and remote control.
CUDA is coming to RISC-V, in yet another vote of confidence for an ecosystem entering a new phase of maturity. NVIDIA becomes the latest in a growing list of vendors, including Red Hat and Canonical, ...
MALTA, N.Y. — GlobalFoundries (Nasdaq: GFS) (GF) today announced it has entered into an agreement with Apple for a deeper collaboration that will advance semiconductor technologies and strengthen U.S.
Allows Performance Tuning Designs of AI Clusters to Specialized Workloads. Today, the Open Compute Project Foundation (OCP), the nonprofit organization bringing ...
That’s exactly what the Universal Chiplet Interconnect Express (UCIe) standard provides. It defines a common interface for die-to-die connectivity, enabling interoperability across vendor solutions ...
The D12B10G is an ultra-low power, high-speed digital to analog converter (DAC) intellectual property (IP) block. It is a 12-bit current steering DAC ...
The DDR5CKD01 is a registering clock driver used on DDR5 CUDIMMs, CSODIMMs, and CAMM. Its primary function is to buffer the DDR clock between the Host ...
Linus Torvalds has used his authority to reject the RISC-V architecture changes for the Linux 6.17 kernel. The RISC-V updates won't land this cycle and will need to try again for v6.18 later in the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results